A Next Generation Sampling Comparator Probe
نویسندگان
چکیده
The design and performance of a Next Generation Sampling Comparator Probe (NGSCP) is described. It is intended as one of a group of probes designed for use with the NIST Sampling Waveform Analyzer (SWA). The probe design is centered on an application specific integrated circuit (ASIC) analog comparator featuring a bandwidth of 6 GHz. The design considerations of the ASIC analog comparator and the probe are discussed. The probe’s performance features are compared against a previously designed ASIC probe. In addition to the design aspects of the probe, a thermal error correction technique is described which shows how high-speed settling performance can be enhanced. This technical note provides complete schematic diagrams of the ASIC comparator and the probe.
منابع مشابه
Quantum Voltage Comparator for 0.07 mum CMOS Flash A/D Converters
This paper presents a new voltage comparator design called Quantum Voltage (QV) comparator for the next generation deep sub-micron low voltage CMOS flash A/D converter (ADC). Unlike the traditional differential voltage comparators designed to minimize input-offset voltage error due to the mismatches in a differential transistor pair, the QV comparators are designed to optimize the inputoffset v...
متن کاملA Low Power Comparator Design for 6-Bit Flash ADC in 90-Nm CMOS
The main focus of this paper is to design a “Low power Flash ADC” for ultra-wide band applications using CMOS 90nm technology. Flash ADC consists of a reference generator, array of comparators, 1-out-of N code generator, Fat tree encoder and output D latches. The demanding issues in the design of a low power flash ADC is the design of low power latched comparator. The proposed comparator in thi...
متن کاملA 10-b 750µW 200MS/s fully dynamic single-channel SAR ADC in 40nm CMOS
This paper presents a 10-bit high-speed two-stage SAR ADC. Each bit uses a dedicated comparator to store its output and generate an asynchronous clock for the next comparison. By doing this, the SAR logic delay and power are significantly reduced. A modified bidirectional single-side switching technique is used to optimize the comparator speed and offset by controlling the input common mode vol...
متن کاملA 16-GHz Ultra-High-Speed Si–SiGe HBT Comparator
This paper presents an improved master–slave bipolar Si–SiGe HBT comparator design for ultra-high-speed data converter applications. The latch is maintained during the track stage facilitating quick transition back to the latch stage, increasing the sampling speed of the comparator. Implemented in a 0.5m 55-GHz BiCMOS Si–SiGe process, this comparator consumes approximately 80 mW with sampling s...
متن کاملUse of Symmetric Functions Designed by QCA Gates for Next Generation IC
211 Abstract—-Different logic gates like MV, NOT, AOI, NNI etc under QCA nanotechnology are introduced. NNI gate is highly effective regarding space and speed consideration. Any Boolean functions, confined in thirteen number standard Boolean functions, are synthesized by MV and NNI gates or simply NNI gates alone, eliminating inverter (NOT) gate. A new method for realizing symmetric functions i...
متن کامل